Skip to content

@pulp-platform pulp-platform

Change the repository type filter

All

    Repositories list

    298 repositories

    • chimera

      Public
      Python
      •
      Other
      •3•14•9•2•Updated Feb 14, 2025Feb 14, 2025

    • pulp-nnx

      Public
      C
      •
      Apache License 2.0
      •0•4•0•0•Updated Feb 14, 2025Feb 14, 2025

    • mempool

      Public
      A 256-RISC-V-core system with low-latency access into shared L1 memory.
      asicrisc-vmanycore
      C
      •
      Apache License 2.0
      •47•282•3•4•Updated Feb 14, 2025Feb 14, 2025

    • croc

      Public
      A PULP SoC for education, easy to understand and extend with a full flow for a physical design.
      asicriscvsystemverilogrtl-design
      SystemVerilog
      •
      Other
      •7•49•0•0•Updated Feb 14, 2025Feb 14, 2025

    • spatz

      Public
      Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.
      C
      •
      Apache License 2.0
      •19•89•1•2•Updated Feb 14, 2025Feb 14, 2025

    • snitch_cluster

      Public
      An energy-efficient RISC-V floating-point compute cluster.
      C
      •
      Apache License 2.0
      •58•64•16•8•Updated Feb 14, 2025Feb 14, 2025

    • astral

      Public
      A space computing platform built around Cheshire, with a configurable number of safety, security, reliability and predictability features with a ready-to-use FPGA flow on multiple boards.
      cfpgaspaceacceleratorriscvsystemverilogmulticoresafety-criticalheterogeneous-computing
      Tcl
      •
      Other
      •15•6•0•6•Updated Feb 14, 2025Feb 14, 2025

    • cheshire

      Public
      A minimal Linux-capable 64-bit RISC-V SoC built around CVA6
      asicriscvsystemverilogrtl-designfpgasimulation
      Verilog
      •
      Other
      •53•223•8•17•Updated Feb 14, 2025Feb 14, 2025

    • dory

      Public
      A tool to deploy Deep Neural Networks on PULP-based SoC's
      Python
      •
      Apache License 2.0
      •22•79•1•4•Updated Feb 14, 2025Feb 14, 2025

    • flex-v

      Public
      Core used inside the PULP cluster with mixed-precision MAC&LOAD (formerly RI5CY, now Flex-V)
      SystemVerilog
      •
      Other
      •0•0•0•0•Updated Feb 14, 2025Feb 14, 2025

    • cluster_icache

      Public
      An instruction cache for processor clusters, originally developed for the snitch cluster.
      SystemVerilog
      •
      Other
      •2•2•0•5•Updated Feb 14, 2025Feb 14, 2025

    • redmule

      Public
      SystemVerilog
      •
      Other
      •13•41•1•3•Updated Feb 13, 2025Feb 13, 2025

    • hci

      Public
      Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores
      SystemVerilog
      •
      Other
      •11•12•3•5•Updated Feb 13, 2025Feb 13, 2025

    • ara

      Public
      The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 core
      asiccpuvectorriscvararvvrv64gcv
      C
      •
      Other
      •134•395•67•8•Updated Feb 13, 2025Feb 13, 2025

    • cva6

      Public
      This is the fork of CVA6 intended for PULP development.
      Assembly
      •
      Other
      •721•17•0•6•Updated Feb 13, 2025Feb 13, 2025

    • FlooNoC

      Public
      A Fast, Low-Overhead On-chip Network
      SystemVerilog
      •
      Apache License 2.0
      •29•165•15•5•Updated Feb 12, 2025Feb 12, 2025

    • iDMA

      Public
      A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)
      SystemVerilog
      •
      Other
      •29•118•7•5•Updated Feb 12, 2025Feb 12, 2025

    • pulp_cluster

      Public
      The multi-core cluster of a PULP system.
      SystemVerilog
      •
      Other
      •22•69•4•5•Updated Feb 12, 2025Feb 12, 2025

    • pulp-runtime

      Public
      Simple runtime for Pulp platforms
      C
      •36•40•7•4•Updated Feb 11, 2025Feb 11, 2025

    • regression_tests

      Public
      C
      •17•7•3•1•Updated Feb 11, 2025Feb 11, 2025

    • Deeploy

      Public
      DNN Compiler for Heterogeneous SoCs
      mcutinymlml-compiler
      Python
      •
      Apache License 2.0
      •11•24•5•4•Updated Feb 11, 2025Feb 11, 2025

    • u-boot

      Public
      Unofficial development fork of U-Boot
      C
      •12•0•0•1•Updated Feb 10, 2025Feb 10, 2025

    • opensbi

      Public
      RISC-V Open Source Supervisor Binary Interface
      C
      •
      Other
      •539•0•0•2•Updated Feb 10, 2025Feb 10, 2025

    • cva6-sdk

      Public
      CVA6 SDK containing RISC-V tools and Buildroot
      Makefile
      •68•1•0•2•Updated Feb 10, 2025Feb 10, 2025

    • picobello

      Public
      whatever it means
      SystemVerilog
      •
      Other
      •0•3•0•0•Updated Feb 8, 2025Feb 8, 2025

    • control-pulp

      Public
      C
      •
      Other
      •2•3•3•2•Updated Feb 8, 2025Feb 8, 2025

    • serial_link

      Public
      A simple, scalable, source-synchronous, all-digital DDR link
      SystemVerilog
      •
      Other
      •10•22•0•0•Updated Feb 8, 2025Feb 8, 2025

    • pulp_soc

      Public
      pulp_soc is the core building component of PULP based SoCs
      riscvsystemverilogpulp
      Python
      •
      Other
      •81•79•5•6•Updated Feb 7, 2025Feb 7, 2025

    • dumpling

      Public
      An ATE Pattern Generator for PULP chips and JTAG Taps in general
      Python
      •
      Apache License 2.0
      •2•7•0•2•Updated Feb 5, 2025Feb 5, 2025

    • common_cells

      Public
      Common SystemVerilog components
      SystemVerilog
      •
      Other
      •153•570•31•9•Updated Feb 4, 2025Feb 4, 2025