[BUG] [CV32A65X] Writes into PMPADDR registers do not follow specification #2657
Labels
notCV32A65X
It is not an CV32A65X issue
Type:Bug
For bugs in the RTL, Documentation, Verification environment or Tool and Build system
Is there an existing CVA6 bug for this?
Bug Description
Since the CV32A65X specification has been updated to make bit 0 of
pmpaddrN
registers read-only zero (see #2651), the implementation ofpmpaddrN
CSR writes is not in line with the spec. The incriminated code is https://github.com/openhwgroup/cva6/blob/master/core/csr_regfile.sv#L1710C1-L1713C71.The text was updated successfully, but these errors were encountered: