Skip to content

Commit

Permalink
build(deps): bump third_party/yosys from 38f8583 to 8bb24ba
Browse files Browse the repository at this point in the history
Bumps [third_party/yosys](https://github.com/YosysHQ/yosys) from `38f8583` to `8bb24ba`.
- [Release notes](https://github.com/YosysHQ/yosys/releases)
- [Commits](YosysHQ/yosys@38f8583...8bb24ba)

---
updated-dependencies:
- dependency-name: third_party/yosys
  dependency-type: direct:production
...

Signed-off-by: dependabot[bot] <[email protected]>
  • Loading branch information
dependabot[bot] authored Mar 8, 2025
1 parent faf9c77 commit 30c9208
Showing 1 changed file with 1 addition and 1 deletion.
2 changes: 1 addition & 1 deletion third_party/yosys
Submodule yosys updated 58 files
+73 −0 CONTRIBUTING.md
+23 −9 Makefile
+8 −0 docs/source/yosys_internals/extending_yosys/contributing.rst
+6 −5 frontends/ast/dpicall.cc
+2 −2 frontends/liberty/liberty.cc
+13 −0 kernel/rtlil.h
+6 −2 kernel/yosys.cc
+10 −0 libs/fst/00_PATCH_wx_len_overread.patch
+1 −0 libs/fst/00_UPDATE.sh
+5 −2 libs/fst/fstapi.cc
+1 −0 passes/cmds/Makefile.inc
+491 −0 passes/cmds/abstract.cc
+1 −1 passes/cmds/splitcells.cc
+1 −0 passes/opt/.gitignore
+14 −0 passes/opt/Makefile.inc
+1 −1 passes/opt/peepopt.cc
+0 −0 passes/opt/peepopt_formal_clockgateff.pmg
+0 −0 passes/opt/peepopt_muldiv.pmg
+0 −0 passes/opt/peepopt_shiftadd.pmg
+0 −0 passes/opt/peepopt_shiftmul_left.pmg
+0 −0 passes/opt/peepopt_shiftmul_right.pmg
+1 −1 passes/opt/share.cc
+3 −63 passes/pmgen/Makefile.inc
+1 −1 passes/pmgen/README.md
+2 −2 passes/pmgen/test_pmgen.cc
+1 −0 techlibs/.gitignore
+10 −0 techlibs/ice40/Makefile.inc
+1 −1 techlibs/ice40/ice40_dsp.cc
+0 −0 techlibs/ice40/ice40_dsp.pmg
+1 −1 techlibs/ice40/ice40_wrapcarry.cc
+0 −0 techlibs/ice40/ice40_wrapcarry.pmg
+4 −4 techlibs/intel/common/brams_map_m9k.v
+54 −1 techlibs/intel/max10/cells_sim.v
+73 −0 techlibs/intel/max10/dsp_map.v
+56 −8 techlibs/intel/synth_intel.cc
+9 −0 techlibs/microchip/Makefile.inc
+3 −3 techlibs/microchip/microchip_dsp.cc
+0 −0 techlibs/microchip/microchip_dsp.pmg
+0 −0 techlibs/microchip/microchip_dsp_CREG.pmg
+0 −0 techlibs/microchip/microchip_dsp_cascade.pmg
+2 −1 techlibs/quicklogic/Makefile.inc
+125 −0 techlibs/quicklogic/ql_ioff.cc
+13 −1 techlibs/quicklogic/synth_quicklogic.cc
+16 −0 techlibs/xilinx/Makefile.inc
+4 −4 techlibs/xilinx/xilinx_dsp.cc
+0 −0 techlibs/xilinx/xilinx_dsp.pmg
+0 −0 techlibs/xilinx/xilinx_dsp48a.pmg
+0 −0 techlibs/xilinx/xilinx_dsp_CREG.pmg
+0 −0 techlibs/xilinx/xilinx_dsp_cascade.pmg
+1 −1 techlibs/xilinx/xilinx_srl.cc
+0 −0 techlibs/xilinx/xilinx_srl.pmg
+1 −1 tests/arch/quicklogic/qlf_k6n10f/counter.ys
+2 −2 tests/arch/quicklogic/qlf_k6n10f/dffs.ys
+209 −0 tests/arch/quicklogic/qlf_k6n10f/ioff.ys
+93 −1 tests/unit/kernel/rtlilTest.cc
+121 −0 tests/various/abstract_init.ys
+178 −0 tests/various/abstract_state.ys
+95 −0 tests/various/abstract_value.ys

0 comments on commit 30c9208

Please sign in to comment.