Skip to content

Commit

Permalink
interconnect/Remapper: Add docstring description.
Browse files Browse the repository at this point in the history
  • Loading branch information
enjoy-digital committed Feb 13, 2024
1 parent fe0363d commit 19db80e
Show file tree
Hide file tree
Showing 3 changed files with 3 additions and 0 deletions.
1 change: 1 addition & 0 deletions litex/soc/interconnect/axi/axi_full.py
Original file line number Diff line number Diff line change
Expand Up @@ -143,6 +143,7 @@ def layout_flat(self):
# AXI Remapper -------------------------------------------------------------------------------------

class AXIRemapper(LiteXModule):
"""Remaps AXI addresses by applying an origin offset and address mask."""
def __init__(self, master, slave, origin, size):
# Mask.
mask = 2**int(log2(size)) - 1
Expand Down
1 change: 1 addition & 0 deletions litex/soc/interconnect/axi/axi_lite.py
Original file line number Diff line number Diff line change
Expand Up @@ -134,6 +134,7 @@ def read(self, addr):
# AXI-Lite Remapper --------------------------------------------------------------------------------

class AXILiteRemapper(LiteXModule):
"""Remaps AXI Lite addresses by applying an origin offset and address mask."""
def __init__(self, master, slave, origin, size):
# Mask.
mask = 2**int(log2(size)) - 1
Expand Down
1 change: 1 addition & 0 deletions litex/soc/interconnect/wishbone.py
Original file line number Diff line number Diff line change
Expand Up @@ -129,6 +129,7 @@ def connect_to_pads(self, pads, mode="master"):
# Wishbone Remapper --------------------------------------------------------------------------------

class Remapper(LiteXModule):
"""Remaps Wishbone addresses by applying an origin offset and address mask."""
def __init__(self, master, slave, origin, size):
# Parameters.
addressing = master.addressing
Expand Down

0 comments on commit 19db80e

Please sign in to comment.