Skip to content
View cirofabianbermudez's full-sized avatar
14 followers · 18 following

Achievements

Achievement: QuickdrawAchievement: Pull SharkAchievement: Arctic Code Vault Contributor

Achievements

Achievement: QuickdrawAchievement: Pull SharkAchievement: Arctic Code Vault Contributor

Block or report cirofabianbermudez

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
cirofabianbermudez/README.md

Hi 👋, I'm Ciro

I'm a Electronic/Verification engineer

  • 💬 Ask me about C/C++, Verilog, SystemVerilog, UVM.
  • 🌱 I'm currently learning SystemC.
  • 💡 I'm interested in VLSI, Chip design and FPGAs.

Skills:

C C++ CMake Python R Lua PowerShell Bash Script Markdown YAML LaTeX Neovim Visual Studio Code Obsidian HTML5 CSS3 Git GitHub GitLab GitHub Actions GitLab CI Github Pages Gitpod FFmpeg Inkscape Linux Pop!_OS MySQL Matplotlib NumPy Pandas SciPy

VLSI:

Pinned Loading

  1. cordic_ip cordic_ip Public

    CORDIC ip FPGA verilog/systemverilog

    SystemVerilog

  2. vip vip Public

    Verification IPs (VIP)

    SystemVerilog

  3. uart_ip uart_ip Public

    UART ip FPGA verilog/systemverilog

    Tcl

  4. i2c_ip i2c_ip Public

    I2C ip FPGA verilog/systemverilog

    SystemVerilog 1

  5. curso_fpga curso_fpga Public

    Códigos de verilog, plantillas y proyectos terminados

    Verilog 1 1

  6. spi_ip spi_ip Public

    SPI ip FPGA verilog/systemverilog