Support vector-units w/o L1D$ access #785

Job	Run time
jtag-dtm-test (freechips.rocketchip.system.WithJtagDTMSystem_freechips.rocketchip.system.DefaultC...	21m 35s
riscv-arch-test	0s
emulator (DefaultSmallConfig)	12m 57s
jtag-dtm-test (freechips.rocketchip.system.WithJtagDTMSystem_freechips.rocketchip.system.DefaultR...	19m 51s
riscv-tests (DefaultConfig)	19m 16s
emulator (DualBankConfig)	13m 10s
jtag-dtm-test (freechips.rocketchip.system.WithJtagDTMSystem_freechips.rocketchip.system.WithDebu...	18m 7s
emulator (DualChannelConfig)	13m 6s
riscv-tests (DefaultBufferlessConfig)	20m 6s
jtag-dtm-test (freechips.rocketchip.system.WithJtagDTMSystem_freechips.rocketchip.system.WithDebu...	18m 4s
emulator (DualChannelDualBankConfig)	13m 38s
riscv-tests (DefaultRV32Config)	19m 21s
riscv-tests (TinyConfig)	13m 36s
emulator (RoccExampleConfig)	13m 16s
emulator (Edge128BitConfig)	13m 16s
emulator (Edge32BitConfig)	13m 17s
riscv-tests (DefaultFP16Config)	14m 18s
emulator (QuadChannelBenchmarkConfig)	13m 28s
emulator (EightChannelConfig)	13m 41s
emulator (DualCoreConfig)	14m 28s
emulator (MemPortOnlyConfig)	12m 47s
emulator (MMIOPortOnlyConfig)	12m 38s
emulator (CloneTileConfig)	14m 28s
emulator (HypervisorConfig)	12m 57s
	5h 51m 21s

Provide feedback