Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

rv64v:fix bug of load whole register #2485

Merged
merged 2 commits into from
Nov 17, 2023

Conversation

weidingliu
Copy link
Member

No description provided.

@linjuanZ linjuanZ merged commit 5696929 into OpenXiangShan:backend-merge-vlsu Nov 17, 2023
@weidingliu weidingliu deleted the fix-vlr branch November 17, 2023 06:31
huxuan0307 pushed a commit that referenced this pull request Nov 20, 2023
* decode:fix decode of vs*r/vl*re*

Co-authored-by:  Ziyue Zhang <[email protected]>

* UopQueue: fix bug in nfields and emul in store/load whole register

---------

Co-authored-by: Ziyue Zhang <[email protected]>
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants