Deployed c65c730 with MkDocs version: 1.6.1

user-guide/hardware/index.html

@@ -2575,7 +2575,7 @@ <h2 id="compute-node-overview">Compute node overview</h2>
 <p>Each socket contains eight <em>Core Complex Dies</em> (CCDs) and one I/O die (IOD). Each CCD contains two <em>Core Complexes</em> (CCXs). Each CCX has 4 cores and 16 MB of L3 cache. Thus, there are 64 cores per socket and 128 cores per node.</p>
 <p>More information on the architecture of the AMD EPYC Zen2 processors:</p>
 <ul>
-<li><a href="https://www.amd.com/system/files/documents/amd-epyc-7002-tg-hpc-56827.pdf">HPC Tuning Guide for AMD EPYC 7002 Processors</a></li>
+<li><a href="https://www.amd.com/content/dam/amd/en/documents/epyc-technical-docs/tuning-guides/amd-epyc-7002-tg-hpc-56827.pdf">HPC Tuning Guide for AMD EPYC 7002 Processors</a></li>
 </ul>
 <h2 id="amd-zen2-microarchitecture">AMD Zen2 microarchitecture</h2>
 <p>The AMD EPYC 7742 Rome processor has a base CPU clock of 2.25 GHz and a maximum boost clock of 3.4 GHz. There are eight processor dies (CCDs) with a total of 64 cores per socket.</p>