Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

[BUG] Privilege level are not covered #2680

Open
1 task done
likeamahoney opened this issue Dec 28, 2024 · 1 comment
Open
1 task done

[BUG] Privilege level are not covered #2680

likeamahoney opened this issue Dec 28, 2024 · 1 comment
Labels
notCV32A65X It is not an CV32A65X issue Type:Bug For bugs in the RTL, Documentation, Verification environment or Tool and Build system

Comments

@likeamahoney
Copy link
Contributor

Is there an existing CVA6 bug for this?

  • I have searched the existing bug issues

Bug Description

Hi, all!

There is a case operator without default statement and which not covers the PRIV_LVL_HS level which specified in riscv package.

There is also an another riscv package which specifies only 3 existing possible levels here but type of selector used in case are from the first one.

Could this be a typo or was it done on purpose?

@likeamahoney likeamahoney added the Type:Bug For bugs in the RTL, Documentation, Verification environment or Tool and Build system label Dec 28, 2024
@JeanRochCoulon
Copy link
Contributor

Thanks @likeamahoney.
My first feedback on the first issue is that the code belongs to the instruction trace, which is not synthetized and maybe not used by most of the users (it has been replaced by RVFI tracer).
Concerning the second issue, this verilog file is not included in Flist.cva6, so it is not used. @Moschn do you think it would be worth cleaning by removing it ?

@JeanRochCoulon JeanRochCoulon added the notCV32A65X It is not an CV32A65X issue label Jan 2, 2025
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
notCV32A65X It is not an CV32A65X issue Type:Bug For bugs in the RTL, Documentation, Verification environment or Tool and Build system
Projects
None yet
Development

No branches or pull requests

2 participants