Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

benchmarks/74series.v doesn't exists on main #26

Open
misterjdrg opened this issue Nov 15, 2024 · 0 comments
Open

benchmarks/74series.v doesn't exists on main #26

misterjdrg opened this issue Nov 15, 2024 · 0 comments

Comments

@misterjdrg
Copy link

Command:

cd sim
make

Output

yosys -q -s ../synth_74.ys -p "write_verilog 74series.v" ../benchmarks/74series.v
ERROR: Can't open input file `../benchmarks/74series.v' for reading: No such file or directory
make: *** [Makefile:12: 74series.v] Error 1
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Assignees
No one assigned
Labels
None yet
Projects
None yet
Milestone
No milestone
Development

No branches or pull requests
1 participant
@misterjdrg