-
Notifications
You must be signed in to change notification settings - Fork 0
/
Copy pathtest_ula.py
115 lines (96 loc) · 2.81 KB
/
test_ula.py
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
# -*- coding: utf-8 -*-
from myhdl import *
from ula_modules import *
import pytest
import yaml
try:
from telemetry import telemetryMark
pytestmark = telemetryMark()
except ImportError as err:
print("Telemetry não importado")
def test_halfAdder():
@instance
def stimulus():
for i in range(4):
t = bin(i, 2)
a.next = bool(int(t[0]))
b.next = bool(int(t[1]))
yield delay(1)
# print("{} {} {} {}".format(a, b, soma, vaiUm))
assert soma == (a ^ b)
assert vaiUm == (a and b)
a = Signal(bool(0))
b = Signal(bool(0))
soma = Signal(bool(0))
vaiUm = Signal(bool(0))
dut = halfAdder(a, b, soma, vaiUm)
sim = Simulation(dut, stimulus)
sim.run()
def test_fullAdder():
@instance
def stimulus():
for i in range(2**3):
t = bin(i, 3)
a.next = bool(int(t[0]))
b.next = bool(int(t[1]))
c.next = bool(int(t[2]))
yield delay(1)
assert soma == a ^ b ^ c
assert vaiUm == (a and b) or (a and c) or (c and b)
a = Signal(bool(0))
b = Signal(bool(0))
c = Signal(bool(0))
soma = Signal(bool(0))
vaiUm = Signal(bool(0))
dut = fullAdder(a, b, c, soma, vaiUm)
sim = Simulation(dut, stimulus)
sim.run()
def test_adder2bits():
@instance
def stimulus():
for i in range(4):
x.next = i
for j in range(4):
y.next = j
yield delay(1)
assert int(s.val) == int(bin(x + y, 2)[-2:], 2)
print(carry)
if x + y > 3:
assert int(carry) == 1
else:
assert int(carry) == 0
x = Signal(intbv()[2:])
y = Signal(intbv()[2:])
x_ = [x(i) for i in range(2)]
y_ = [y(i) for i in range(2)]
s_ = [Signal(bool()) for i in range(2)]
s = ConcatSignal(*reversed(s_))
carry = Signal(bool(0))
dut = adder2bits(x_, y_, s_, carry)
sim = Simulation(dut, stimulus)
traceSignals(dut)
sim.run()
def test_adder():
@instance
def stimulus():
for i in range(64):
x.next = i
for j in range(64):
y.next = j
yield delay(1)
assert int(s.val) == int(bin(x + y, 8)[-7:], 2)
print(carry)
if x + y > 255:
assert int(carry) == 1
else:
assert int(carry) == 0
x = Signal(intbv()[8:])
y = Signal(intbv()[8:])
x_ = [x(i) for i in range(8)]
y_ = [y(i) for i in range(8)]
s_ = [Signal(bool()) for i in range(8)]
s = ConcatSignal(*reversed(s_))
carry = Signal(bool(0))
dut = adder(x_, y_, s_, carry)
sim = Simulation(dut, stimulus)
sim.run()